Approximate Logic Synthesis by Symmetrization