We describe the application ESBC to perform the timing analysis of a combinatorial circuit. The circuit is described by formulas of Classical Logic and the delays of propagation of the signals in a gate are represented by a kind of valuation form semantics. ESBC computes the exact stabilization times at which the output signals stabilize.
ESBC : an application for computing stabilization bounds / A. Avellone, M.F.. - In: ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE. - ISSN 1571-0661. - 153:1(2006 Mar), pp. 23-33. [10.1016/j.entcs.2005.08.004]
ESBC : an application for computing stabilization bounds
C. Fiorentini;
2006
Abstract
We describe the application ESBC to perform the timing analysis of a combinatorial circuit. The circuit is described by formulas of Classical Logic and the delays of propagation of the signals in a gate are represented by a kind of valuation form semantics. ESBC computes the exact stabilization times at which the output signals stabilize.
| File | Dimensione | Formato | |
|---|---|---|---|
|
2006_entcs_esbc.pdf
accesso aperto
Tipologia:
Publisher's version/PDF
Licenza:
Creative commons
Dimensione
290.81 kB
Formato
Adobe PDF
|
290.81 kB | Adobe PDF | Visualizza/Apri |
Pubblicazioni consigliate
I metadati presenti in AIR sono rilasciati con licenza CCO mentre i file delle pubblicazioni sono rilasciati con licenza CC BY-SA, salvo diversa indicazione. In caso di violazione di copyright, contattare l'assistenza di AIR
