In this paper, we describe a new logic family based on a Double-Rail Redundant Approach, that we call D2RA. Each cell receives both the input bits and their negated values, and is made of two main blocks: the first one produces the output bit, the second one the inverted output bit. When a bit and its negated value have the same logic value, then an error occurred. In such a case, the two output bits are set to the same value. This approach allows to avoid single event effects in presence of radiation. The synthesis of the logic function performed by each cell is based on an algorithm that minimizes the number of transistors in a fully-CMOS design approach. We demonstrate that the proposed approach is correct for any number of input variables, and gives the minimum form with respect to the constraints of the logic model.
Radiation-tolerant standard cell synthesis using double-rail redundant approach / V. Ciriani, L. Frontini, V. Liberali, S. Shojaii, A. Stabile, G. Trucco - In: Electronics, Circuits and Systems (ICECS), 2014 21st IEEE International Conference onPiscataway : IEEE, 2014 Dec 07. - ISBN 9781479942428. - pp. 626-629 (( Intervento presentato al 21. convegno International Conference on Electronics, Circuits and Systems (ICECS) tenutosi a Marseille nel 2014 [10.1109/ICECS.2014.7050063].
Radiation-tolerant standard cell synthesis using double-rail redundant approach
V. CirianiPrimo
;L. Frontini;V. Liberali;S. Shojaii;A. StabilePenultimo
;G. TruccoUltimo
2014
Abstract
In this paper, we describe a new logic family based on a Double-Rail Redundant Approach, that we call D2RA. Each cell receives both the input bits and their negated values, and is made of two main blocks: the first one produces the output bit, the second one the inverted output bit. When a bit and its negated value have the same logic value, then an error occurred. In such a case, the two output bits are set to the same value. This approach allows to avoid single event effects in presence of radiation. The synthesis of the logic function performed by each cell is based on an algorithm that minimizes the number of transistors in a fully-CMOS design approach. We demonstrate that the proposed approach is correct for any number of input variables, and gives the minimum form with respect to the constraints of the logic model.File | Dimensione | Formato | |
---|---|---|---|
07050063.pdf
accesso riservato
Tipologia:
Publisher's version/PDF
Dimensione
339.9 kB
Formato
Adobe PDF
|
339.9 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.