This paper presents the characterization of an input/output interface circuit designed for multi-purpose pattern recognition applications compatible with low-voltage fully differential signaling (LVDS) standard. The driver and receiver circuits described in this work has been designed and fabricated in a 28 nm CMOS technology. The prototype chip has been mounted on a printed circuit board with physical characteristics similar to the real application case and fully validated up to 1 Gb/s with input random patterns.
Characterization of an LVDS Link in 28 nm CMOS for Multi-Purpose Pattern Recognition / G. Traversi, F. De Canio, V. Liberali, A. Stabile (IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS). - In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS)[s.l] : IEEE, 2018. - ISBN 9781538648810. - pp. 1-4 (( convegno ISCAS tenutosi a Firenze nel 2018 [10.1109/ISCAS.2018.8351576].
Characterization of an LVDS Link in 28 nm CMOS for Multi-Purpose Pattern Recognition
V. Liberali;A. Stabile
2018
Abstract
This paper presents the characterization of an input/output interface circuit designed for multi-purpose pattern recognition applications compatible with low-voltage fully differential signaling (LVDS) standard. The driver and receiver circuits described in this work has been designed and fabricated in a 28 nm CMOS technology. The prototype chip has been mounted on a printed circuit board with physical characteristics similar to the real application case and fully validated up to 1 Gb/s with input random patterns.
| File | Dimensione | Formato | |
|---|---|---|---|
|
2018-Characterization_of_an_LVDS_Link_in_28_nm_CMOS_for_Multi-Purpose_Pattern_Recognition.pdf
accesso riservato
Tipologia:
Publisher's version/PDF
Dimensione
3.82 MB
Formato
Adobe PDF
|
3.82 MB | Adobe PDF | Visualizza/Apri Richiedi una copia |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
