The paper presents design and implementation of a silicon particle detector array with the derived closed form equations of signal-to-noise ratio (SNR) and crosstalk voltages. The noise analysis demonstrates the effect of interpixel capacitances (IPC) between center pixel (where particle hits) and its neighbouring pixels, resulting as a capacitive crosstalk. The pixel array has been designed and simulated in a 180 nm BCD technology of STMicroelectronics. The technology uses the supply voltage (VDD) of 1.8 V and the substrate potential of -50 V. The area of unit pixel is 250x50 µm2 with the substrate resistivity of 125 Ωcm and the depletion depth of 30 µm. The mathematical model includes the effects of various types of noise viz. the shot noise, flicker noise, thermal noise and the capacitive crosstalk. This work compares the results of noise and crosstalk analysis from the proposed mathematical model with the circuit simulation results for a given simulation environment. The results show excellent agreement with the circuit simulations and the mathematical model. The average relative error (AVR) generated for the noise spectral densities with respect to the simulations and the model is 12% whereas the comparison gives the errors of 3% and 11.5% for the crosstalk voltages and the SNR results respectively.

Analytical expressions for noise and crosstalk voltages of the High Energy Silicon Particle Detector / I. Yadav, H. Shrimali, V. Liberali, A. Andreazza. - In: JOURNAL OF INSTRUMENTATION. - ISSN 1748-0221. - 13:1(2018), pp. C01019.1-C01019.8. ((Intervento presentato al 19. convegno International Workshop on Radiation Imaging Detectors tenutosi a Krakow nel 2017.

Analytical expressions for noise and crosstalk voltages of the High Energy Silicon Particle Detector

H. Shrimali;V. Liberali;A. Andreazza
2018

Abstract

The paper presents design and implementation of a silicon particle detector array with the derived closed form equations of signal-to-noise ratio (SNR) and crosstalk voltages. The noise analysis demonstrates the effect of interpixel capacitances (IPC) between center pixel (where particle hits) and its neighbouring pixels, resulting as a capacitive crosstalk. The pixel array has been designed and simulated in a 180 nm BCD technology of STMicroelectronics. The technology uses the supply voltage (VDD) of 1.8 V and the substrate potential of -50 V. The area of unit pixel is 250x50 µm2 with the substrate resistivity of 125 Ωcm and the depletion depth of 30 µm. The mathematical model includes the effects of various types of noise viz. the shot noise, flicker noise, thermal noise and the capacitive crosstalk. This work compares the results of noise and crosstalk analysis from the proposed mathematical model with the circuit simulation results for a given simulation environment. The results show excellent agreement with the circuit simulations and the mathematical model. The average relative error (AVR) generated for the noise spectral densities with respect to the simulations and the model is 12% whereas the comparison gives the errors of 3% and 11.5% for the crosstalk voltages and the SNR results respectively.
Analogue electronic circuits; Front-end electronics for detector readout; Particle tracking detectors; Instrumentation; Mathematical Physics
Settore ING-INF/01 - Elettronica
Settore FIS/04 - Fisica Nucleare e Subnucleare
Article (author)
File in questo prodotto:
File Dimensione Formato  
Yadav_2018_J._Inst._13_C01019.pdf

accesso riservato

Tipologia: Publisher's version/PDF
Dimensione 438.98 kB
Formato Adobe PDF
438.98 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Caricamento pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/2434/558538
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 2
  • ???jsp.display-item.citation.isi??? 2
social impact