This paper describes a scenario-based methodology for system-level design validation based on the Abstract State Machines formal method. This scenario-based approach complements an existing model-driven design methodology for embedded systems based on the SystemC UML profile. It allows the designer to functionally validate system components from SystemC UML designs early at high levels of abstraction and without requiring strong skills and expertise on formal methods. A validation tool integrated into an existing model-driven co-design environment to support the proposed scenario-based validation flow is also presented.
Scenario-based validation of embedded systems / A. Gargantini, E. Riccobene, P. Scandurra, A. Carioni, - In: Forum on specification & design languages : proceedings : Stuttgart, Germany, september 23-25, 2008 / [a cura di] [s.n.]. - Piscataway : Institute of electrical and electronics engineers, 2008. - ISBN 9781424422647. - pp. 191-196 (( convegno Forum on Specification, Verification and Design Languages (FDL) tenutosi a Stuttgart, Germany nel 2008 [10.1109/FDL.2008.4641444].
Scenario-based validation of embedded systems
E. RiccobeneSecondo
;P. ScandurraPenultimo
;
2008
Abstract
This paper describes a scenario-based methodology for system-level design validation based on the Abstract State Machines formal method. This scenario-based approach complements an existing model-driven design methodology for embedded systems based on the SystemC UML profile. It allows the designer to functionally validate system components from SystemC UML designs early at high levels of abstraction and without requiring strong skills and expertise on formal methods. A validation tool integrated into an existing model-driven co-design environment to support the proposed scenario-based validation flow is also presented.Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.