Design techniques for radiation hardening of integrated circuits in commercial CMOS technologies are presented. Circuits designed with the proposed approaches are more tolerant to both total dose and to single event effects. The main drawback of the techniques for radiation hardening by design is the increase of silicon area, compared with a conventional design.
CMOS IC radiation hardening by design / A. Camplani, S. Shojaii, H. Shrimali, A. Stabile, V. Liberali. - In: FACTA UNIVERSITATIS. SERIES ELECTRONICS AND ENERGETICS. - ISSN 0353-3670. - 27:2(2014 Jun), pp. 251-258. [10.2298/FUEE1402251C]
CMOS IC radiation hardening by design
A. Camplani;S. Shojaii;H. Shrimali;A. Stabile;V. Liberali
2014
Abstract
Design techniques for radiation hardening of integrated circuits in commercial CMOS technologies are presented. Circuits designed with the proposed approaches are more tolerant to both total dose and to single event effects. The main drawback of the techniques for radiation hardening by design is the increase of silicon area, compared with a conventional design.
File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
0353-36701402251C.pdf
accesso aperto
Tipologia:
Publisher's version/PDF
Dimensione
282.06 kB
Formato
Adobe PDF
|
282.06 kB | Adobe PDF | Visualizza/Apri |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
