Balanced redundancy utilization in embedded memory cores for dependable systems