This paper proposes a novel population count circuit for Associative Memories (AM)s. Currently, AM chips requires a large number of silicon area for the population count circuitry. For this reason, is necessary an optimization in terms of area for the future AM devices to have a better memory density. A population count circuit counts how many blocks of the AM are in a matching state. If the count sum is greater than a preconfigured threshold, the output wire is set to `1', otherwise is set to `0'. In the existing circuits there are, in addition, several control signals that are used to increase the circuit flexibility, but these controls require a large number of transistors and interconnections. The purpose of the proposed circuit is to reduce the number of transistors and interconnections complexity, with the final aim to reduce the occupied silicon area.
Population count circuits for Associative Memories: A comparison study / L. Frontini, A. Stabile, V. Liberali - In: 2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)[s.l] : IEEE, 2017 Jun 01. - ISBN 9781509043866. - pp. 1-4 (( Intervento presentato al 6. convegno Modern Circuits and Systems Technologies tenutosi a Thessaloniki nel 2017.
Population count circuits for Associative Memories: A comparison study
L. FrontiniPrimo
;A. StabileSecondo
;V. LiberaliUltimo
2017
Abstract
This paper proposes a novel population count circuit for Associative Memories (AM)s. Currently, AM chips requires a large number of silicon area for the population count circuitry. For this reason, is necessary an optimization in terms of area for the future AM devices to have a better memory density. A population count circuit counts how many blocks of the AM are in a matching state. If the count sum is greater than a preconfigured threshold, the output wire is set to `1', otherwise is set to `0'. In the existing circuits there are, in addition, several control signals that are used to increase the circuit flexibility, but these controls require a large number of transistors and interconnections. The purpose of the proposed circuit is to reduce the number of transistors and interconnections complexity, with the final aim to reduce the occupied silicon area.File | Dimensione | Formato | |
---|---|---|---|
07937631.pdf
accesso riservato
Tipologia:
Publisher's version/PDF
Dimensione
449.88 kB
Formato
Adobe PDF
|
449.88 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.